



The Master of IEEE Projects

LeMeniz Infotech

36, 100 Feet Road, Natesan Nagar, Near Indira Gandhi Statue,
Pondicherry-605 005.

Call: 0413-4205444, +91 9566355386, 99625 88976.

Web : www.lemenizinfotech.com / www.ieeemaster.com

Mail : projects@lemenizinfotech.com

Low-Cost High-Performance VLSI Architecture for Montgomery Modular Multiplication

Abstract:

This paper proposes a simple and efficient Montgomery multiplication algorithm such that the low-cost and high-performance Montgomery modular multiplier can be implemented accordingly. The proposed multiplier receives and outputs the data with binary representation and uses only one-level carry-save adder (CSA) to avoid the carry propagation at each addition operation. This CSA is also used to perform operand pre-computation and format conversion from the carry-save format to the binary representation, leading to a low hardware cost and short critical path delay at the expense of extra clock cycles for completing one modular multiplication. To overcome the weakness, a configurable CSA (CCSA), which could be one full-adder or two serial half-adders, is proposed to reduce the extra clock cycles for operand pre-computation and format conversion by half. In addition, a mechanism that can detect and skip the unnecessary carry-save addition operations in the one-level CCSA architecture while maintaining the short critical path delay is developed. As a result, the extra clock cycles for operand pre-computation and format conversion can be hidden and high throughput can be obtained. Experimental results show that the proposed Montgomery modular multiplier can achieve higher performance and significant area-time product improvement when compared with previous designs. Using VHDL to design the RTL, and the result to be shown in Xilinx 14.2 with Power consumption and area reduction.

Enhancement of the project:

Increase the size of the data values or use different adder for the addition operation

Existing System:

In existing system the SCS based Montgomery multiplier design having more hardware complexity and short critical path will be lessened. To overcome the weakness, we then modify the one-level CSA architecture to be able to perform one three-input carry-save addition or two serial two-input carry-save additions, so that the extra clock cycles for format conversion can be reduced by half. Finally, the condition and detection circuit, which are different with that of FCS-MMM42 multiplier, and also developed to pre-compute quotients and skip the unnecessary carry-save addition operations in the one-level configurable CSA (CCSA) architecture while keeping a short critical path delay. Therefore, the required clock cycles for completing one MM operation can be significantly reduced. As a result, the proposed Montgomery multiplier can obtain higher throughput and much smaller area-time product (ATP) than previous Montgomery multipliers.






Fig a. SCS based Montgomery multiplier 1




Fig b. SCS based Montgomery multiplier 2

Disadvantages:

1. Short Critical path
2. More hardware complexity
3. More Power consumption
4. More Cost

Proposed System:

We are propose a new SCS-based MontgomeryMM algorithm to reduce the critical path delay of Montgomerymultiplier. In addition, the drawback of more clock cyclesfor completing one multiplication is also improved whilemaintaining the advantages of short critical path delay andlow hardware complexity.





The Master of IEEE Projects

2. Xilinx 14.2

LeMeniz Infotech

**36, 100 Feet Road, Natesan Nagar, Near Indira Gandhi Statue,
Pondicherry-605 005.**

Call: 0413-4205444, +91 9566355386, 99625 88976.

Web : www.lemenizinfotech.com / www.ieeemaster.com

Mail : projects@lemenizinfotech.com

