Menu
IEEE MASTER – IEEE PROJECTS IN PONDICHERRY
VLSI IEEE Projects Titles 2021-2022, VLSI IEEE Projects Titles 2021-2022 for finaly year students, Big Data Hadoop IEEE Projects Titles 2019-2020. VLSI stands for Very Large Scale Integration. Generally there are mainly 2 types of VLSI projects – 1. Projects in VLSI based System Design, 2. VLSI Design Projects. Projects in VLSI based system design are the projects which involve the design of various types of digital systems that can be implemented on a PLD device like a FPGA or a CPLD. We are offering ieee projects 2019-2020 in latest technology like Java ieee projects, dotnet ieee projects, android ieee projects, ns2 ieee projects, python ieee projects, meachine learning ieee projects, embedded ieee projects, matlab ieee projects, digital image processing ieee projects, vlsi ieee projects, big data hadoop ieee projects, power electronics ieee projects, power system ieee projects, mechanical ieee projects, civil projects ieee projects, php ieee project titles, dotnet ieee project titles, android ieee project titles, data mining ieee project titles, power electronics ieee project titles, java ieee project titles, embedded systems ieee project titles, iot ieee project titles, cloud computing ieee project titles, machine learning ieee project titles. Best IEEE Projects for ECE, IT, CSE, EEE, MECH Students. IEEE Master is a unit of LeMeniz Technologies. We guide all final year M.E/M.Tech, B.E/B.Tech, MPhil, MCA, BCA, M.Sc, B.Sc, and Diploma students for their Academic Projects to get best results.
| S.NO | TITLE | DOMAIN | PUBLICATION | YEAR |
|---|---|---|---|---|
| 1 | Capacitive Modeling of Cylindrical Surrounding Double-Gate MOSFETs for Hybrid RF Applications | VLSI | IEEE | 2021-2022 |
| 2 | Dielectric-Modulated Bulk-Planar Junctionless Field-Effect Transistor for Biosensing Applications | VLSI | IEEE | 2021-2022 |
| 3 | Fast and Accurate Estimation of Statistical Eye Diagram for Nonlinear High-Speed Links | VLSI | IEEE | 2021-2022 |
| 4 | Cost-Effective Test Screening Method on 40-nm Embedded SRAMs for Low-Power MCUs | VLSI | IEEE | 2021-2022 |
| 5 | Reusable Delay Path Synthesis for Lightening Asynchronous Pipeline Controller | VLSI | IEEE | 2021-2022 |
| 6 | Novel Architecture for Lifting Discrete Wavelet Packet Transform With Arbitrary Tree Structure | VLSI | IEEE | 2021-2022 |
| 7 | PWL-Based Architecture for the Logarithmic Computation of Floating-Point Numbers | VLSI | IEEE | 2021-2022 |
| 8 | Functional Constraints in the Selection of Two-Cycle Gate-Exhaustive Faults for Test Generation | VLSI | IEEE | 2021-2022 |
| 9 | An Efficient Parallel Processor for Dense Tensor Computation | VLSI | IEEE | 2021-2022 |
| 10 | A 13-bit 312.5-MS/s Pipelined SAR ADC With Open-Loop Integrator-Based Residue Amplifier and Gain-Stabilized Integration Time Generation | VLSI | IEEE | 2021-2022 |
| 11 | PhaseCamouflage: Leveraging Adiabatic Operation to Thwart Reverse Engineering | VLSI | IEEE | 2021-2022 |
| 12 | Cryptographic Accelerators for Digital Signature Based on Ed25519 | VLSI | IEEE | 2021-2022 |
| 13 | A Three-Stage Comparator and Its Modified Version With Fast Speed and Low Kickback | VLSI | IEEE | 2021-2022 |
| 14 | A 120Ð150 GHz Power Amplifier in 28-nm CMOS Achieving 21.9-dB Gain and 11.8-dBm Psat for Sub-THz Imaging System | VLSI | IEEE | 2021-2022 |
| 15 | A Bidirectional Nonlinearly Coupled QVCO With Passive Phase Interpolation for Multiphase Signals Generation | VLSI | IEEE | 2021-2022 |
| 16 | ASSURE: RTL Locking Against an Untrusted Foundry | VLSI | IEEE | 2021-2022 |
| 17 | Architectural Exploration for Energy-Efficient Fixed-Point Kalman Filter VLSI Design | VLSI | IEEE | 2021-2022 |
| 18 | Droplet Transportation in MEDA-Based Biochips: An Enhanced Technique for Intelligent Cross-Contamination Avoidance | VLSI | IEEE | 2021-2022 |
| 19 | Parallel and Flexible 5G LDPC Decoder Architecture Targeting FPGA | VLSI | IEEE | 2021-2022 |
| 20 | High-Performance Logic-on-Memory Monolithic 3-D IC Designs for Arm Cortex-A Processors | VLSI | IEEE | 2021-2022 |
| 21 | DOVA PRO: A Dynamic Overwriting Voltage Adjustment Technique for STT-MRAM L1 Cache Considering Dielectric Breakdown Effect | VLSI | IEEE | 2021-2022 |
| 22 | An Ultralow-Power OOK/BFSK/DBPSK Wake-Up Receiver Based on Injection-Locked Oscillator | VLSI | IEEE | 2021-2022 |
| 23 | Development of a Photoelectric Adjustment System With Extended Range for Fluorescence Immunochromatographic Assay Strip Readers | VLSI | IEEE | 2021-2022 |
| 24 | AI-Powered Terahertz VLSI Testing Technology for Ensuring Hardware Security and Reliability | VLSI | IEEE | 2021-2022 |
| 25 | A Generalized Power Supply Induced Jitter Model Based on Power Supply Rejection Ratio Response | VLSI | IEEE | 2021-2022 |
| 26 | Enabling Write-Reduction Multiversion Scheme With Efficient Dual-Range Query Over NVRAM | VLSI | IEEE | 2021-2022 |
| 27 | Converter-Free Power Delivery Using Voltage Stacking for Near/Subthreshold Operation | VLSI | IEEE | 2021-2022 |
| 28 | An Efficient VLSI Architecture for FastICA by Using the Algebraic Jacobi Method for EVD | VLSI | IEEE | 2021-2022 |
| 29 | A 3-Phase Resonant Switched-Capacitor Converter for Data Center 48-V Rack Power Distribution | VLSI | IEEE | 2021-2022 |
| 30 | On the Design of a Fault-Tolerant Scalable Three Dimensional NoC-Based Digital Neuromorphic System With On-Chip Learning | VLSI | IEEE | 2021-2022 |
| 31 | Splitter Trees in Single Flux Quantum Circuits | VLSI | IEEE | 2021-2022 |
| 32 | Analytical Modeling of Jitter in Bang-Bang CDR Circuits Featuring Phase Interpolation | VLSI | IEEE | 2021-2022 |
| 33 | ARXON: A Framework for Approximate Communication Over Photonic Networks-on-Chip | VLSI | IEEE | 2021-2022 |
| 34 | A 32-Gb/s PAM-4 SST Transmitter With Four-Tap FFE Using High-Impedance Driver in 28-nm FDSOI | VLSI | IEEE | 2021-2022 |
| 35 | Design of FPGA-Implemented ReedÐSolomon Erasure Code (RS-EC) Decoders With Fault Detection and Location on User Memory | VLSI | IEEE | 2021-2022 |
| 36 | An Efficient 3D ReRAM Convolution Processor Design for Binarized Weight Networks | VLSI | IEEE | 2021-2022 |
| 37 | A 64.1mW Accurate Real-Time Visual Object Tracking Processor With Spatial Early Stopping on Siamese Network | VLSI | IEEE | 2021-2022 |
| 38 | A 43.1TOPS/W Energy-Efficient Absolute-Difference-Accumulation Operation Computing-In-Memory With Computation Reuse | VLSI | IEEE | 2021-2022 |
+91 9566355386 | +91 9962588976 | projects@lemenizinfotech.com